Staff Design for Test Engineer

Há 5 dias


Nova Iguaçu, Rio de Janeiro, Brasil Tenstorrent Tempo inteiro
Overview

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists has developed a high performance RISC-V CPU from scratch, and we share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

The role is Design for Test (DFT) for high-performance designs going into industry-leading AI/ML architectures. The person coming into this role will be involved in all implementation aspects from RTL to tapeout for various IPs on the chip. High-level challenges include reducing test cost while attaining high coverage, and facilitating debug and yield learnings while minimizing design intrusions. The work is done collaboratively with a group of highly experienced engineers across various domains of the ASIC.

This role is hybrid, based out of Santa Clara, CA or Austin, TX. We welcome candidates at various experience levels for this role; during the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Responsibilities
  • Implementation of DFT features into RTL using Verilog.
  • Understanding of DFT architectures and micro-architectures.
  • ATPG and test coverage analysis using industry-standard tools.
  • JTAG, Scan Compression, and ASST implementation.
  • Gate-level simulation using Synopsys VCS and Verdi.
  • Support silicon bring-up and debug.
  • MBIST planning, implementation, and verification.
  • Support Test Engineering on planning, patterns, and debug.
  • Develop efficient DFx flows and methodology compatible with front-end and physical design flows.
Experience & Qualifications
  • BS/MS/PhD in EE/ECE/CE/CS with at least 5 years of industry experience in advanced DFx techniques.
  • DFx experience implementing in FinFET technologies.
  • Experience with industry-standard ATPG and DFx insertion CAD tools.
  • Familiarity with SystemVerilog and UVM.
  • Fluent in RTL coding for DFx logic including lock-up latches, clock gates, and scan anchors.
  • Understanding of low-power design flows such as power gating, multi-Vt and voltage scaling.
  • Good understanding of high-performance, low-power design fundamentals.
  • Knowledge of fault models including Stuck-at, Transition, Gate-Exhaustive, Path Delay, IDDQ, and Cell Aware.
  • Exposure to post-silicon testing and tester pattern debug is a major asset.
  • Experience with Fault Campaigns is a plus.
  • Strong problem-solving and debugging skills across various levels of design hierarchies.
Compensation & Additional Information

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent is an equal opportunity employer and offers a highly competitive compensation package and benefits.

Legal & Compliance

Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set by the U.S. government. Our engineering positions and certain engineering support positions require access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations. Citizenship/permanent residency, asylee and refugee information and/or documentation will be required as Tenstorrent moves through the employment process. If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government. If a U.S. export license with acceptable conditions is not granted, the offer of employment will be rescinded.

Job Details
  • Seniority level: Mid-Senior level
  • Employment type: Full-time
  • Job function: Quality Assurance
  • Industries: Computer Hardware Manufacturing
#J-18808-Ljbffr

  • Nova Iguaçu, Rio de Janeiro, Brasil Tenstorrent Tempo inteiro

    OverviewSr. Staff Engineer, CPU MidCore RTL DesignJoin to apply for the Sr. Staff Engineer, CPU MidCore RTL Design role at Tenstorrent.Hybrid role, based out of Austin, TX or Santa Clara CA.ResponsibilitiesOwn RTL design and microarchitecture development for a portion of the MidCore block of a high-performance RISC-V CPU.Collaborate closely with DV, PD, and...


  • Nova Iguaçu, Rio de Janeiro, Brasil Tenstorrent Tempo inteiro

    Overview Sr. Staff Engineer, CPU MidCore RTL Design Join to apply for the Sr. Staff Engineer, CPU MidCore RTL Design role at Tenstorrent . Hybrid role, based out of Austin, TX or Santa Clara CA. Responsibilities Own RTL design and microarchitecture development for a portion of the MidCore block of a high-performance RISC-V CPU. Collaborate closely with...

  • Design for Test Engineer

    1 semana atrás


    Nova Iguaçu, Rio de Janeiro, Brasil Tenstorrent Tempo inteiro

    Overview Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists has developed...

  • CPU Design Engineer

    1 semana atrás


    Nova Iguaçu, Rio de Janeiro, Brasil beBeeCPU Tempo inteiro R$100.000 - R$500.000

    Job OverviewWe are seeking a highly skilled CPU Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and developing the MidCore block of a high-performance RISC-V CPU.Key ResponsibilitiesDesign and develop RTL code for the MidCore block using industry-standard tools.Collaborate with cross-functional...


  • Nova Iguaçu, Rio de Janeiro, Brasil beBeeTestEngineer Tempo inteiro US$100.000 - US$500.000

    Design Engineer PositionWe are seeking a skilled and experienced Design Engineer to join our team. In this role, you will be responsible for designing and developing high-performance RISC-V CPU from scratch.The ideal candidate will have a strong understanding of digital circuit design, verification, and testing. They will also possess excellent...

  • Chief Design Architect

    1 semana atrás


    Nova Iguaçu, Rio de Janeiro, Brasil beBeeTestEngineer Tempo inteiro US$100.000 - US$500.000

    Design for Test EngineerA senior design engineer is sought to implement Design for Test (DFT) features in high-performance designs. The role involves working on various IPs on the chip, from RTL to tapeout.Implementation of DFT features into RTL using Verilog and SystemVerilog.Understanding of DFT architectures and micro-architectures.ATPG and test coverage...

  • Digital Design Specialist

    1 semana atrás


    Nova Iguaçu, Rio de Janeiro, Brasil beBeeDesignEngineer Tempo inteiro US$100.000 - US$500.000

    Role OverviewThe Design for Test (DFT) Engineer will implement DFT features into RTL using Verilog. Strong understanding of DFT architectures and micro-architectures is required.JTAG, Scan Compression, and ASST implementation are key aspects of this role. The ideal candidate will also have experience with ATPG and test coverage analysis using...


  • Nova Iguaçu, Rio de Janeiro, Brasil beBeeQualityAssurance Tempo inteiro US$100.000 - US$500.000

    Job Title: Test Engineering ProfessionalWe are seeking an accomplished Test Engineer to contribute to the development of cutting-edge AI technology. As a key member of our team, you will play a pivotal role in designing and implementing test strategies for various IPs on the chip.

  • CPU Architect

    1 semana atrás


    Nova Iguaçu, Rio de Janeiro, Brasil beBeeDesign Tempo inteiro US$100.000 - US$500.000

    Job OpportunitySr. Staff Engineer for CPU MidCore RTL Design This role involves owning the RTL design and microarchitecture development for a portion of the MidCore block of a high-performance RISC-V CPU.Key responsibilities include collaborating closely with DV, PD, and performance engineers to meet functional, timing, and power goals.Additionally, you will...

  • CPU Design Lead

    Há 6 dias


    Nova Iguaçu, Rio de Janeiro, Brasil beBeeDesigner Tempo inteiro

    Job OverviewWe are seeking a highly experienced CPU designer to lead the development of our RISC-V MidCore block.The ideal candidate will have expertise in Out-of-Order CPU microarchitecture, RTL coding, and industry-standard tools for simulation, synthesis, and power analysis.Key Responsibilities:Own the design and development of a portion of the MidCore...